Abstract-Next generation brain machine interfaces fundamentally need to improve the information transfer rate and chronic consistency when observing neural activity over a long period of time. Towards this aim, this paper presents a novel System-on-Chip (SoC) for a mm-scale wireless neural recording node that can be implanted in a distributed fashion. The proposed self-regulating architecture allows each implant to operate autonomously and adaptively load the electromagnetic field to extract a precise amount of power for full-system operation. This can allow for a large number of recording sites across multiple implants extending through cortical regions without increased control overhead in the external head-stage. By observing local field potentials (LFPs) only, chronic stability is improved and good coverage is achieved whilst reducing the spatial density of recording sites. The system features a ∆Σ based instrumentation circuit that digitises high fidelity signal features at the sensor interface thereby minimising analogue resource requirements while maintaining exceptional noise efficiency. This has been implemented in a 0.35 µm CMOS technology allowing for waferscale post-processing for integration of electrodes, RF coil, electronics and packaging within a 3D structure. The presented configuration will record LFPs from 8 electrodes with a 825 Hz bandwidth and an input referred noise figure of 1.77µVrms. The resulting electronics has a core area of 2.1 mm 2 and a power budget of 92 µW.
I. INTRODUCTION
There has been significant effort in developing integrated circuits for Brain Machine Interfaces (BMIs) [1] - [6] . These systems enable a wide range of applications from recording neural signals for scientific study to treating neurological conditions. They integrate a multitude of functions for sensing, processing, telemetry and power management [1] , [2] , [7] . There is a drive to develop wireless modules that are hermetically packaged for chronic implant applications [8] . Moreover, any reduction in size can substantially improve device efficacy by reducing the impact on surrounding tissue. Any reduction in weight is also highly desirable for behaving animal studies. While a number of proposed systems have relied on PCB [9] or flexible [10] technologies that allow low cost, rapid development. This approach leads to substantially larger implants when compared to silicon-based integration [11] . This is because the silicon substrate enables a large number of electrodes to be integrated directly onto the active die in the shape of an implantable shank [12] . In contrast, making a large number of intra-device connections has a significant impact on device footprint as well as fabrication complexity with added bio-compatibility constraints [13] . For this reason a number of groups are investigating mm-scale solutions for recording [14] and stimulation [15] that are fullyintegrated microsystems or part of a micro-machined package.
The 'Empowering Next Generation Implantable Neural Interfaces' (ENGINI) project achieves its scalability by utilising multiple mm-scale probes [16] that are each implanted and 'freely floating' in the cortex. An aggressive strategy is thus needed to reduce system complexity and thus enable package miniaturisation. Such a system may therefore not be able to incorporate more advanced functionality found in the state-ofthe-art, e.g. [17] .
Each probe observes field potentials along the cortical column but also laterally through different probes. These are wirelessly coupled to an external headstage with transcutaneous and transdural inductive links to deliver power and exchange data. This is illustrated in Fig. 1 . The proposed system utilises an autonomous self-regulating controller such that a downlink is not required and each probe backscatters recorded activity using load shift keying (LSK). The analogue frontend performs direct quantization of 1-825 Hz frequency range encompassing local field potential (LFP) signal bandwidth. The LFP band has specifically been reported to exhibit good chronic stability of recordings, whilst also maintaining relevant information for motor decoding [18] , [19] . These recordings are wirelessly transmitted allowing the system to perform long term recordings with sub-millimetre spatial resolution for chronic BMI applications.
The rest of this paper is organised as follows: Section II details the overall system operation and high level implementation; Section III describes the circuit implementation; Sec-978-1-5386-4881-0/18/$31.00 ©2018 IEEE tion IV presents simulation results and system characteristics; and Section V concludes this work with respect to the achieved performance.
II. SYSTEM ARCHITECTURE The integrated system architecture is shown in Fig. 2 . This shows a single recording unit which is inductively coupled to a primary coil L 1 that provides power using a 433 MHz carrier to leave sufficient bandwidth for frequency division multiplexing multiple recording units. The receiving coil L 2 is to be located on a passive undoped silicon interposer that is flip-chip bonded to the active instrumentation IC. The resonant tank L 2 C 2 receives the transmitted power and establishes a DC voltage on V DD once the rectifier down-converts the carrier.
The used biasing circuit generates digital flags indicating the supply voltage level assisting the self-tuning control algorithm to adjust the loading capacitance C T . By tuning or detuning the resonant tank L 2 C 2 , the probe controls how much power is received to establish 1.5 V on the V DD supply. This feedback regulates the supply voltage in a coarse manner without a need for active control from the primary side (external controller) [20] , [21] . This implies the analogue circuits need to accommodate for any fluctuations without diminishing sensor precision. The continuous-time fully-differential modulator topology will further prevent these supply noise aggressors from being aliased in-band during sampling. The system clock of 1.69 MHz is directly extracted from the resonant tank using adiabatic logic [22] and down-converted using a series of frequency dividers.
III. CIRCUIT IMPLEMENTATION
This ENGINI prototype has been developed for a 0.35 µm CMOS technology such that assembly of the 3D probe can be performed in-house using low-cost micro-fabrication and micro-packaging techniques. The implementation of each subsystem will be detailed below.
A. Self-Regulated Power Harvesting
This provides a stable power supply for the electronics and back-scatters digitised recordings. The circuit architecture is shown in Fig. 3 . This contains a binary weighted capacitor bank C T , a passive full wave rectifier, and a sensing circuit which are all digitally-controlled. The principle of operation can be described as follows. First, the cross-coupled rectifier converts the induced AC voltage to a DC power on V x . Then, the low voltage amplifier A 2 performs auto-zeroing by shorting C F and simultaneously sampling the rectified voltage onto C I . After sampling, the parallel binary-weighted capacitor bank C T is adjusted to tune or de-tune LC tank on the secondary side. There is therefore a voltage fluctuation at node V x . The change in V x is amplified 30× by A 2 which corresponds to the ratio C I /C F . The polarity of the resulting change is digitised using the comparator, instructing the digital control to add or remove parallel capacitors in the next cycle of regulation. Two supply voltage level indicators from the biasing circuit further assist this feedback to increase or reduce the supply voltage and whether to perform LSK respectively. The resistor R z is added after the output of rectifier such that the speed at which V X can be controlled is not dependent on the load capacitance C L which may be quite large. This allows fast regulation with a clock speed of 846 kHz at the cost of some reduction in power efficiency due to the voltage drop from V X to V DD .
B. ∆Σ Instrumentation Circuit
The instrumentation circuit used to acquire the electrode recordings is based on the time-domain ∆Σ modulator in [23] . This uses differential oscillators as the integration element with an asynchronous signal quantizer. However the implementation presented here introduces an additional Gm-C integrator and a feed-forward path to realise second-order noise shaping. This reduces the oversampling ratio (OSR) requirement and substantially increases the dynamic range of the system. A single-ended equivalent of the fully-differential structure used here is shown in Fig. 4 .
Note that this is a DC-coupled configuration where the analogue node V O tracks the electrode potential. An electrode offset larger than ±100 mV can be accommodated without saturating the modulator by adding the digitally switched and duty cycled current in the feedback path. The quantized signal Q is AC coupled onto V O with a relatively large attenuation factor due to capacitive division α=1/(C 0 /C C +1) which will allow the in-band signal gain. This can be confirmed using the small signal model for this circuit described in Eq. 1-4 where H(s) represents the second-order loop filter and C(s) the charge pump with capacitive feed-forward. The factor k1=OSR f smp /2 reflects the modulator bandwidth in terms of the target sampling frequency f smp . The factor k2=2π f hp represents the integration constant of the charge pump in terms of the high-pass cut-off frequency f hp . This approach is inspired by the first order modulator in [24] . The implemented circuit uses an OSR of 64, a 1 Hz high-pass corner frequency, and third order CIC filter to decimate the output. This leads to the noise and signal transfer functions shown in Fig. 5 .
C. Reference and Biasing Circuit
The reference circuit loosely based on [25] is used to establish the required noise shaping and precision in the ∆Σ modulators. This provides a stable bias current using the structure shown in Fig. 6 . Its core entails a β-multiplier generating a reference current of 800 nA flowing through resistor R 1 . This is scaled and mirrored to generate 8 current sinks for the frontend. Generation of a nominal 1.2 V reference is achieved by passing the reference current through a diode-connected PNP BJT B 1 and multiplying the BE (base-emitter) voltage using amplifier A 2 with resistive feedback. As the output voltage V REF primarily depends on the BJT BE voltage and ratio of R 2 and R 3 it is possible to achieve a very accurate voltage output independent of process variation.
Since the circuit is going to be operated in a neural implant it is expected that its operating temperature is going to remain stable and it is therefore not necessary to optimise the circuit for temperature independence. The main design target therefore lies in maximisation of the achieved PSRR (Power Supply Ripple Rejection) and minimisation of power consumption. The PSRR of the β-multiplier is maximised by cascoding both PMOS and NMOS current mirrors (M 1 &M 2 , M 3 &M 4 ) [26] . The same is achieved for V REF by employing a regulated cascode for BJT current generation.
In addition, the reference circuit generates logic levels indicating that the supply voltage has reached ≈ 1 V, 1.3 V and 1.5 V used by the control loop of the SoC. The first indicator (1 V) is designed using a current source inverter as described in [27] . The remaining two indicators are derived from V REF to ensure good tolerance to process variations.
IV. MEASURED RESULTS
The circuit was designed, validated and fabricated using the commercially available AMS 0.35 µm CMOS technology (C35B4C3 4M/2P/HR/5V). A fabricated device is shown in Fig. 7 and will later be flip-chip bonded onto another silicon based carrier. This implant configuration is illustrated in Fig. 8 . The flip-chip technology realises a wireless instrumentation node that is hermetically sealed using standard CMOS microfabrciation techniques [16] . Both dies are 16 mm 2 in size however the interposer is passive and only needs to embed the seal, coil, and electrode interconnect metallisation.
Preliminary measurements have characterised the bandgap reference and instrumentation circuits without using the wireless link. These results show the instrumentation achieves a thermal noise floor of 61 nV rms / √ Hz. Using simulation data the power budget per recording channel can be estimated as 3.4 µW and also includes the contribution from the decimation filter. The decimated output is shown in Fig. 9 . The linearity characteristics are shown in Fig. 10 . These results demonstrate a dynamic range of 66 dB due to the increased modulator input range of ±8 mV while the charge pump can also reject an electrode offset of ±100 mV.
The designed reference circuit consumes a bias current of 5 µA and generates an output nominal voltage V REF,µ =1.208 V with a standard deviation of σ= 10.87 mV as shown by postlayout Monte Carlo simulation of 500 runs. Similarly, the output bias current was found to be I REF,µ =150.4 nA and σ IREF =15.6 nA. The mismatch between two different bias currents has a standard deviation of σ ∆IREF =5.35 nA. The PSRR of the reference voltage with respect to frequency can be seen in Fig. 11 . The measurements show a overall reduction in PSRR which was later found to be due to the bondpad ESR protection circuits and confirmed with simulation. However the measured output reference voltage was well within the montecarlo bounds at 1.185 V at room temperature. . Annotated design for each silicon die that will be flip-chip bonded together. This shows the bonding pads, inductive coil, seal ring, and core ENGINI system to scale. See [16] , [28] for details on coil fabrication and probe assembly.
The overall system specifications are summarised in Table I . Comparing the ENGINI system with other SoCs for brain machine interfaces demonstrates an increase in dynamic range and reduction in core size with equivalent noise performance as a result of the proposed architecture.
V. CONCLUSION
This work demonstrates a compact, low power system on chip architecture for LFP based recording systems that aims to distribute several implantable probes into the cortical tissue in a scalable fashion by relying on autonomous sensor operation. Using the resonant tuning for supply regulation and ∆Σ modulator instrumentation has lead to a significant reduction in system complexity typically seen in BMI SoCs. Moreover this configuration is able to operate at high efficiency without much constraint on technology requirements since the overall system power budget is estimated to be 92 µW from measured results. The approach to brain machine interfaces presented Based on preliminary measurements with external DC supply.
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